Job Description:Microelectronic design engineer to design, implement, and verify FPGAs for space applications, according to space electronics design rules, methods and standards.Main tasks:You will be part of a high performance and highly experienced and motivated engineering team that works in the
JSfirm

FPGAs Design Engineer

Airbus • 
Madrid, International, International
Position Type: Permanent
Job Description:

Job Description:

Microelectronic design engineer to design, implement, and verify FPGAs for space applications, according to space electronics design rules, methods and standards.

Main tasks:

You will be part of a high performance and highly experienced and motivated engineering team that works in the development of FPGAs designs for space applications.

With the help of your mentor and your team, you will be responsible to define, implement and verify designs implemented in RTL VHDL in any of our working fields: Launchers (Ariane 6, Vega), Power management subsystems, Attitude control subsystems, Satellite electric propulsion, Image sensors management, data acquisition and processing, Instrument control units, On board computing, Antenna electronics, Communications.

You will be in charge of the analysis and synthesis of the high level requirements, the generation of the FPGA specification and design architecture. The design implementation in RTL VHDL and its functional verification, the physical implementation (synthesis and layout) and its verification, the design documentation, and the communications with the customer in relation to the FPGA design.

If you want to work in space and be part of the next space revolution, if you feel passion about electronics and computing, and if you like to design with robustness and quality in mind, this is the position for you.

Requirements:

  • High degree in engineering, and high background in Microelectronics.
  • At least 3 years of experience in FPGA designs.
  • Very good knowledge in VHDL. Verilog, System Verilog is a plus.
  • Very good understanding of physical and timing constraints in synthesis and layout.
  • Very good understanding of Static Timing Analysis.
  • Knowledge of FPGA System on Chip.
  • Knowledge in high level synthesis.
  • Scripting languages Python, TCL, Bash. Programming languages C/C&43;&43; is a plus
  • FPGA design tools from Synopsys, Mentor, Actel/Microchip, Xilinx.
  • Emerging processor technology RISC-V
  • Knowledge of HW prototyping solutions.

This job requires an awareness of any potential compliance risks and a commitment to act with integrity, as the foundation for the Company’s success, reputation and sustainable growth.

Company:

Computadoras, Redes e Ingeniería, SA

Contract Type:

Permanent

Experience Level:

Professional

Job Family:

Elec.Electron.&Electromag,Optics&Optron.

By submitting your CV or application you are consenting to Airbus using and storing information about you for monitoring purposes relating to your application or future employment. This information will only be used by Airbus.
Airbus is committed to achieving workforce diversity and creating an inclusive working environment. We welcome all applications irrespective of social and cultural background, age, gender, disability, sexual orientation or religious belief.

Airbus is, and always has been, committed to equal opportunities for all. As such, we will never ask for any type of monetary exchange in the frame of a recruitment process. Any impersonation of Airbus to do so should be reported to emsom&64;airbus.com.

At Airbus, we support you to work, connect and collaborate more easily and flexibly. Wherever possible, we foster flexible working arrangements to stimulate innovative thinking.

(Job and company information not to be copied, shared, scraped, or otherwise disseminated/distributed without explicit consent of JSfirm, LLC)

JSfirm, LLC

Roanoke, TX

jobs@jsfirm.com

JSfirm LLC, Privacy Policy

All rights reserved. 2001-2024 JSfirm